

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

------000:0:000----

Application of

Jun OSANAI

: Group Art Unit - 2829 Serial No. 10/647,945

Filed: August 26, 2003 : Examiner - Scott B. Geyer

For: MANUFACTURING METHOD FOR

BIPOLAR GATE CMOS SEMI-

CONDUCTOR DEVICE (As : Docket No. S004-5106

MS NON-FEE AMENDMENT COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, VA 22313-1450

RESPONSE

S I R:

In response to the Office Action mailed September 9, 2004, applicant amends his application as follows:

ADDITIONAL FEES:

No additional fee is believed required in connection with this response. However, should it be determined that a fee is due, authorization is hereby given to charge any such fee to our Deposit Account No. 01-0268.

MAILING CERTIFICATE ON PAGE 8

IN THE TITLE:

Kindly delete the title currently of record and insert therefor the following new title:

MANUFACTURING METHOD FOR BIPOLAR GATE CMOS SEMICONDUCTOR DEVICE